As ultra-wideband impulse radio (UWB-IR) uses shortduration impulse signals of nanoseconds, even a small number of timing errors can cause a detrimental effect on system performance. A delay-locked loop (DLL) is proposed to synchronize and reduce timing errors. The design of the DLL is vital for UWB systems. In this paper, an improved DLL is introduced to a UWB-IR timehopping spread-spectrum system. Instead of using only two central correlator branches as in a conventional DLL, the proposed system uses two additional correlator branches with different delay parameters and different weight parameters. The performance of the proposed schemes with the optimal parameters is compared with that of traditional schemes through simulation: the proposed four-branch DLLs achieves less tracking jitter or a longer mean time to lose lock (MTLL) than the conventional two-branch DLLs if proper parameters are chosen.
I. Introduction
Recently, communication systems that employ ultrawideband (UWB) technology have drawn considerable attention from academic institutions and commercial endeavors working on their development. UWB technology was originally adopted in military applications and short-range radar for locating and tracking items. Since the clearance of UWB for commercial usage, it has been considered as the physical layer for a new indoor wireless personal area network (WPAN) standard [1] . This radio technology is based on the radiation of waveforms formed by a sequence of very short (in or below the nanosecond range) baseband pulses, thereby spreading the energy of the radio signal from near zero to several gigahertz [2] .
According to FCC reports, the bandwidth of UWB is relatively large and offers the ability to transfer data at rates as high as several hundred megabits per second. Short pulse waves coupled with a wide bandwidth also enable the accurate measurement of the relative distance between UWB terminals. Due to the extremely short time duration of pulse waveforms, a timing shift from the correct time to the achieved time by the delay-locked loop (DLL) degrades system performance. For this reason, the design of the DLL is vital in UWB systems.
A number of papers have investigated the performance of DLLs in UWB impulse radio (IR) systems, and several new DLL schemes have been proposed to achieve better performance. For example, it was found that a well-known DLL [3] , [4] can be used in a UWB direct-sequence spreadspectrum (DS-SS) system to reduce timing jitter. Additionally, a novel DLL has been developed [5] for a time-hopping spread-spectrum (TH-SS) system and its performance has been evaluated [6] . An adaptive DLL algorithm for UWB-IR Improved Delay-Locked Loop in a UWB Impulse Radio Time-Hopping Spread-Spectrum System Weihua Zhang, Hanbing Shen, and Kyung Sup Kwak transmissions in multipath scenarios was proposed in [7] . Finally, the performance of a conventional DLL in a UWB distance measurement system was evaluated in [8] . System performance can be improved further by other DLL schemes. In this paper, an improved DLL design method is proposed to achieve better performance in UWB-IR TH-SS systems. New correlator branch arrays with different delay parameters and different weight parameters are applied. Analysis and simulation results certify that, with carefully chosen parameters, the proposed DLLs are superior to conventional DLLs.
II. UWB-IR TH-SS System Model 1. TH-SS Format Signal Model
A UWB-IR TH-SS system with pulse position modulation (PPM) uses nanosecond pulses of the baseband to modulate the information bits.
A typical output signal s(t), which is a random process describing the transmitted signal, is given by
where w tr (t) is the transmitted monocycle waveform; t is the transmitter clock time; T f is the frame length which equals the nominal interval between two pulses; N s is the number of frames per data symbol and T b is the symbol duration (thus, T b =N s T f ); T c is the chip duration and N f is the number of chips per frame (thus, T f = N f T c ); c j is a pseudorandom code assigned to a certain user, determining the position of the j-th pulse with 0≤c j ≤N f −1; d i ∈{0, 1} is the i-th data; and δ is the modulation index representing the delay time in transmission of data d i . The corresponding received signal r(t) is given by
where w rec (t) represents the received monocycle waveform corresponding to the transmitted monocycle waveform w tr (t); τ s is the delay time brought out from the transmission distance between the transmitter and receiver; and n(t) is additive noise (AWGN). As the DLL makes its focus on the receiver side, we define w rec (t) as given in [9] 
where t m is the pulse width parameter. In the analysis and simulation of this study, the useful parameter T p is employed as a reference time duration. It is the time duration of the main lobe of the received pulse waveform w rec (t). The waveform 
Demodulation is achieved by correlating the received signals to the template waveform. Figure 2 is an example of a conventional UWB TH-SS system in which the correlation values are changed between +1 and −1 by 0 and 1 data. This scheme works well in a TH-SS system for modulation and demodulation. In terms of the DLL, however, this unbalanced data (all 1s or all 0s) creates difficulties with the synchronization. The discriminator output of one bit is an unbalanced result. It is necessary to collect an adequate number of randomized bits that include nearly the same number of 1 bits and 0 bits to achieve correct discriminator output. However, a longer discrimination duration leads to a longer Tb=NsTf tracking duration, and increases the tracking delay. If the discrimination duration is not sufficiently long, a delay discrimination error will occur.
A balanced pseudorandom noise (PN) sequence (including half 1s and half 0s) is introduced to the TH PPM UWB to resolve this problem [5] . An example of this system with the PN sequence is given in Fig. 3 . The transmitter output s(t) is given by
where PN j ∈{0, 1} represents the j-th weight coefficient of the PN sequence and ⊕ is the modulo 2 addition function. The corresponding received signal is represented as
The PN j is represented as {0, 1} in the modulation; however, it will be converted to {−1, +1} when it is multiplied with correlated signals in the demodulation. It must be emphasized that the numbers of 0s and 1s should be equal in the design of the PN sequence With this balanced PN sequence, one bit signal is expressed as the equal number (N s /2) of 0s and 1s. A correct discriminator output can then be achieved after only one bit duration. This method can reduce the discrimination duration and increase the discrimination accuracy.
DLL in TH PPM UWB
A conventional DLL in a UWB system is performed as in 
A well-designed DLL should make the absolute value of the delay error τ e as small as possible. Figure 5 shows the DLL adopting the balanced PN sequence for the TH-SS UWB, which has two correlation branches. Here, α is a variable that can adjust the quantity of time shift of the branches. As the numbers of 0s and 1s are equal in the PN sequence, the correlator outputs are given by ( ) 
where R(t) is the autocorrelation function of w rec (t). If w rec (t) is the waveform expressed in (3), the normalized R(t) can be given by
The discriminator characteristic is the sum of -y e (τ e ) and -y l (τ e ), which is given by
Evaluation Figures of Merit
Two figures of merit are introduced in this subsection: tracking jitter variance and mean time to lose lock (MTLL).
After establishing the behavior of the DLL in UWB TH-SS PPM systems, the equivalent timing model of a DLL becomes known and is shown in Fig. 6 , where D(z) is Z-transform of the digital loop filter and I(z) is the Z-transform of the VCDL. The result as given in [10] is 
This implies that the tracking jitter variance is inversely proportional to the square of the gradient of discriminator characteristic DD(τ e ) at τ e =0. In addition, MTLL is an important figure of merit in the evaluation of a DLL. A DLL should be suitably robust to maintain a lock when there is a high level of interference or noise. Therefore, a measurement to quantify the loop robustness to maintain the lock must be evaluated in terms of a low E b /N 0 . In this case, the linear analysis cannot hold any more. It is necessary to consider the entire lock range of the DLL. As is known, the DLL will lose the lock when the tracking error exceeds the ability of the DLL. The explicit expression of MTLL cannot be deduced according to the waveform of (3) and the DD(.) of (12), but it is feasible to compare the MTLL performance based on the lock range of the discriminator characteristics, which is the distance between the two nearest zero-crossing points located on the left and right sides of τ e =0. The longer the lock range is, the longer the MTLL that can be achieved by the DLL.
Bit Error Rate (BER) and Timing Errors
UWB uses baseband pulses with nanosecond duration ranges to transmit information. This renders the system BER very sensitive to timing errors. Any small timing error will bring performance degradation to the system. The relationship between the BER in a 2PPM system and a tracking error in an AWGN environment is given in [11] as
where
The BER performance vs. timing error at different E b /N 0 values (5 dB, 7 dB, and 10 dB) is given in Fig. 7 , where the delay error is normalized by T p . A large degradation of BER occurs when the error is more than approximately 0.3T p . This implies that a small timing error causes serious system performance degradation. It also indicates that the performance of the DLL greatly affects the performance of the entire system. 
III. The Proposed DLL for UWB-IR TH-SS System
We propose adding two more branches to the conventional DLL for a UWB-IR TH-SS system, which results in four branches in the DLL. Figure 8 shows a block diagram of the proposed DLL. Four branches with delay parameters ±α 1 and ±α 2 , and weight parameters k 1 and k 2 are correlated with the received signal r(t). As the basic principle of this four-branch DLL is identical to that of a two-branch DLL, the discriminator characteristic DD(τ e ) can be deduced simply by 
The tracking jitter variance and MTLL of the DLLs are analyzed based on their gradients at τ e =0 and the lock range of the discriminator characteristics curves. To reduce the computation complexity, the weight parameters k 1 and k 2 are set to 1. As in section II. 3, the tracking jitter variance is inversely proportional to the square of the gradient of the discriminator characteristic at τ e =0, and the MTLL increases as the lock range increases. The tracking jitter variance and MTLL of different DLL schemes can be compared by the gradients at τ e =0 and the lock range of the discriminator characteristics.
As the explicit closed form expressions of the gradients at τ e =0 and the lock range of the discriminator characteristics cannot be deduced easily, a numerical enumeration method is used to evaluate the performance of these two figures of merit. The scale of the shift parameter α is limited to a range from 0 to 1.5T p . First, the gradient at τ e =0 of two-branch DLLs with the different shift parameter α is evaluated. The results are shown in Fig. 9 . The highest gradient value can be achieved when α is approximately 0.64T p and the corresponding gradient is approximately 6.7×10 9 . Secondly, the lock range of the twobranch DLLs with the different shift parameter α is evaluated. The result is shown in Fig. 10 . It is found that the longest lock range can be achieved when α is approximately 0.53T p and the corresponding lock range is approximately 2.00T p .
The gradients at τ e =0 and lock ranges of four-branch DLLs with different shift parameter sets (α 1 , α 2 ) are also evaluated. As there are two variables α 1 and α 2 , two dimension contour 
The longest lock range can be achieved at (0.4, 1.1).
The longest lock range can be achieved at (1.1, 0.4). figures are adopted. The evaluation results are shown in Fig. 11 and Fig. 12 , respectively. Given that α 1 and α 2 are interchangeable, the figures are in diagonal symmetry. The highest gradient value can be achieved at (α 1 , α 2 )= (0.64, 0.64)×T p and the highest gradient is approximately 13.4×10 9 . In addition, the longest lock range is achieved at (α 1 , α 2 )=(1.1, 0.4)×T p and the longest lock range is approximately 2.45 T p . The discriminator characteristics of the two-branch schemes with α=0.53 T p and 0.64 T p are compared with that of the fourbranch schemes with (α 1 , α 2 )=(1.1, 0.4)×T p and (α 1 , α 2 )= (0.64, 0.64)×T p in Fig. 13 and 14, ) at τ e =0 of the two-branch schemes, a higher gradient (13. 4×10 9 ) at τ e =0 can be achieved.
3) In the proposed four-branch DLLs, the longest MTLL can be achieved by setting (α 1 , α 2 )=(1.1,0.4)×T p . Compared with the longest lock range of the two-branch schemes (2.00T p ), a longer lock range (2.45T p ) can be achieved. 4) According to different application environments, fourbranch DLLs can achieve smaller tracking jitter variance or higher MTLL than traditional two-branch DLLs by adjusting the shift parameters α 1 and α 2 . 5) Even better performance can be achieved by the proposed four-branch DLLs or DLLs with more than four branches. The additional branches, however, also lead to higher implementation complexity in the system as more integration units and ADC units are required.
IV. Performance Comparison
The performance of the proposed four-branch schemes is compared with that of traditional two-branch DLLs via computer simulation in this section. As in the analysis previously discussed, the performance is evaluated here by two figures of merit: tracking jitter variance and MTLL. All simulations are based on the coherent DLL structures given in the previous sections. The pulse waveform w rec (t) is identical to that in (3), which is shown in Fig. 1 . The time duration of one pulse is 4 ns. The pulse width parameter t m =1 ns, and the reference time duration p m T t π = is the main lobe of w rec (t). In the simulations, N s is 16, and N f is 4 for simplicity. The PPM modulation index δ is identical to T p .
Comparison of Tracking Jitter Variance
Tracking jitter is an important figure of merit to evaluate a DLL when the delay error is small, that is, when the E b /N 0 is high. In a well-designed DLL, the tracking jitter should be as small as The simulation results of the tracking jitter variance of the four schemes are shown in Fig. 15 . As the tracking jitter variance reflects the anti-jitter abilities of the DLLs when the E b /N 0 is high, this figure of merit is evaluated for a high E b /N 0 (20 to 40 dB). As in section II. 3, the tracking jitter variance is inversely proportional to the square of the gradient of the discriminator characteristic DD(.) at τ e =0. The simulation results strongly verify this conclusion.
The tracking jitter variance of the four-branch scheme of (α 1 , α 2 )=(0.64, 0.64)×T p is the lowest from among the four evaluated schemes. In the two traditional two-branch DLLs with α=0.53T p and 0.64T p , the DLL with α=0.64T p outperforms the other scheme. However, it was unfortunately observed that the tracking jitter variance of the four-branch scheme of (α 1 , α 2 )=(1.1, 0.4)×T p is the highest, due to the lowest gradient of this scheme from among the four evaluated schemes.
Comparison of MTLL
As previously discussed, for a low E b /N 0 , the DLL should be sufficiently robust to maintain a lock. Therefore, it is a critical criterion in evaluation of a DLL. It is possible to compare the MTLL performance based on the lock range of the discriminator characteristics. The longer the lock range, the longer the MTLL that can be achieved.
The simulation results for the MTLL are shown in Fig. 16 . All simulations are evaluated in low E b /N 0 from −5 to 5 dB. As in the previous analysis, the four-branch scheme with (α 1 , α 2 )=(1.1, 0.4)×T p has the longest lock range from among the four evaluated schemes. The simulation results also verify that this scheme has the longest MTLL of the four schemes. As the two-branch DLL with α=0.53T p has the longest lock range of all two-branch DLLs, the longest MTLL in the two-branch schemes can be achieved by setting α=0.53T p . However, the proposed four-branch DLL with (α 1 , α 2 )=(1.1, 0.4)×T p has a longer MTLL than all of the two-branch DLLs.
When the discriminator characteristic curves of the twobranch scheme are compared with α=0.64T p and the fourbranch scheme with (α 1 , α 2 )=(1.1, 0.4)×T p , the lock range of these two schemes are equal. Therefore, the MTLL performance of these two schemes should be similar. The simulation results verify this conclusion, even when the MTLL performance of each of these two schemes is very poor.
V. Conclusion
In this paper, an improved DLL with four branches in a UWB-IR TH-SS system was proposed and evaluated. By adjusting the delay parameters of the four branches, reduced tracking jitter variance and extended MTLL were achieved. Through analyses and simulations, the optimal design parameters for the proposed schemes were obtained. For a moderate or high E b /N 0 , low tracking jitter variance is the main design object of the DLL. By setting (α 1 , α 2 )=(0.64, 0.64)×T p , the lowest tracking jitter variance can be obtained. In contrast, for a low E b /N 0 , a long MTLL is the main design object of the DLL. By setting (α 1 , α 2 )=(1.1, 0.4)×T p , the longest MTLL can be obtained. In conclusion, by adding two additional branches with proper parameters, better performance compared to twobranch DLLs is achieved by the proposed four-branch DLLs.
